DS05-10175-2E

### **MEMORY**

# CMOS 4M × 4 BIT FAST PAGE MODE DYNAMIC RAM

## MB8117400A-50/-60/-70

#### CMOS 4,194,304 × 4 BIT Fast Mode Dynamic RAM

#### **■** DESCRIPTION

The Fujitsu MB8117400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8117400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8117400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8117400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117400A are not critical and all inputs are TTL compatible.

### ■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	−0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	_	50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **■ PRODUCT LINE & FEATURES**


Pa	rameter	MB8117400A-50	MB8117400A-60	MB8117400A-70			
RAS Access T	ime	50 ns max.	60 ns max.	70 ns max.			
Randam Cycle	Time	90 ns min.	110 ns min.	130 ns min.			
Address Acces	s Time	25 ns min.	30 ns max.	35 ns max.			
CAS Access T	ime	13 ns max.	15 ns max.	17 ns max.			
Fast Page Mod	le Cycle Time	35 ns min.	40 ns min.	45 ns min.			
Low Power	Operating current	660 mW max.	577.5 mW max.	495 mW max.			
Dissipation	Standby current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)					

- 4,194,304 words × 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32 ms
- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

#### **■ PACKAGE**




Plastic SOJ Package (LCC-26P-M09)



Plastic TSOP Packages (FPT-26P-M05) (Normal Bend)

#### **Package and Ordering Information**

- 26-pin plastic (300 mil) SOJ, order as MB8117400A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB8117400A-xxPFTN




#### **■ CAPACITANCE**

 $(T_A=25^{\circ}C, f=1 MHz)$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toA10	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C <sub>IN2</sub>	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

#### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs/outputs*	1	VIL	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits ( $A_0$  to  $A_{10}$ ) are available, the row and column inputs are separately strobed by RAS and CAS as shown in Figure 1. First, eleven row address bits are input on pins  $A_0$ -through- $A_{10}$  and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edges of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min.)+ tr is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{\text{WE}}$ . When  $\overline{\text{WE}}$  is active Low, a write cycle is initiated; when  $\overline{\text{WE}}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### **DATA INPUT**

Input data is written into memory in either of three <u>basic ways</u>—an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data ( $\overline{DQ_1}$ - $\overline{DQ_4}$ ) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

#### **DATA OUTPUT**

The three-state buffers are TTL compatible with a fan out of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of  $\overline{RAS}$  when trac (max.) is satisfied.

tcac: from the falling edge of  $\overline{CAS}$  when tred is greater than tred (max.).

taa: from column address input when trad is greater than trad (max.).

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

The data remains valid until either  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 8117400As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

### **■ DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Notes 3

D	Notes	Councile ed	O a muliti a ma	Value			Heit
Parameter	Notes	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output high voltage		Vон	Iон = −5 mA	2.4	_	_	
Output low voltage		Vol	IoL = 4.2 mA	_	_	0.4	V
Input leakage current (a	any input)	lı(L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V};$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V};$ $\text{V}_{\text{SS}} = 0 \text{ V};$ All other pins under test = 0 V	-10	_	10	μΑ
Output leakage current		Voh   Ioh = −5 r     Vol   IoL = 4.2 r	0 V ≤ V <sub>OUT</sub> ≤ 5.5 V; Data out disabled	-10	_	10	
Operating current	MB8117400A-50			_		120	mA
(Average power	MB8117400A-60	Icc1	RAS & CAS cycling;		_	105	
supply Current) 2	MB8117400A-70					90	
Standby current	TTL level		RAS = CAS = VIH		_	2.0	
(Power supply current)	CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge Vcc - 0.2$	<b>1</b> —		1.0	mA
Refresh current #1	MB8117400A-50					120	
(Average power	MB8117400A-60	Іссз	CAS = V <sub>IH</sub> , RAS cycling;	_		105	mA
supply current) 2	MB8117400A-70		tic – min.			90	
Foot Done Mode	MB8117400A-50					80	
Fast Page Mode current	MB8117400A-60	Icc4	RAS =V <sub>IL</sub> , CAS cycling;	_	_	70	mA
current 2	MB8117400A-70		tro – mm.			65	
Refresh current #2	MB8117400A-50		RAS cycling;			120	
(Average power	MB8117400A-60	ICC5	CAS-before-RAS;	_	_	105	mA
supply current) 2	MB8117400A-70		trc = min.			90	

### **■ AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NIa	Danamatan N		O	MB8117	400A-50	MB8117	400A-60	MB8117400A-70		l lmit
No.	Parameter N	otes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		<b>t</b> REF	_	32		32		32	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	90	_	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> RWC	126	_	150	_	174	_	ns
4	Access Time from RAS	6, 9	<b>t</b> rac	_	50		60	-	70	ns
5	Access Time from CAS	7, 9	<b>t</b> cac	_	13		15	-	17	ns
6	Column Address Access Time [	8, 9	<b>t</b> AA	_	25	_	30	_	35	ns
7	Output Hold Time		<b>t</b> он	3	_	3		3	_	ns
8	Output Buffer Turn On Delay Time		<b>t</b> on	0	_	0		0	_	ns
9	Output Buffer Turn off Delay Time	10	<b>t</b> off	_	13	-	15	1	17	ns
10	Transition Time		t⊤	3	50	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	30	_	40	_	50	_	ns
12	RAS Pulse Width		<b>t</b> RAS	50	10000	60	10000	70	10000	ns
13	RAS Hold Time		<b>t</b> RSH	13	_	15	_	17	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	0	_	0	_	0	_	ns
15	RAS to CAS Delay Time	1, 12	<b>t</b> RCD	20	37	20	45	20	53	ns
16	CAS Pulse Width		<b>t</b> cas	13	_	15	_	17	_	ns
17	CAS Hold Time		<b>t</b> csн	50	_	60	_	70	_	ns
18	CAS Precharge Time (Normal)	19	<b>t</b> CPN	10	_	10		10		ns
19	Row Address Setup Time		<b>t</b> asr	0	_	0		0	_	ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10	1	10	_	ns
21	Column Address Setup Time		<b>t</b> asc	0	_	0	1	0		ns
22	Column Address Hold Time		<b>t</b> CAH	13	_	15	-	15	_	ns
23	Column Address Hold Time from F	RAS	<b>t</b> ar	35	_	35	_	35	_	ns
24	RAS to Column Address Delay Time	13	<b>t</b> RAD	15	25	15	30	15	35	ns
25	Column Address to RAS Lead Tim	ne	<b>t</b> REL	25	_	30		35		ns
26	Column Address to CAS Lead Tim	ne	<b>t</b> CAL	25	_	30	_	35	_	ns
27	Read Command Set Up Time		trcs	0	_	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	14	<b>t</b> rrh	0	_	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	14	<b>t</b> RCH	0	_	0	_	0	_	ns

### ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

N-	Doromotos Notes	Cumbal	MB8117	'400A-50	MB8117	400A-60	MB8117	'400A-70	I lm!4
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
30	Write Command Setup Time 15	twcs	0	_	0	_	0	_	ns
31	Write Command Hold Time	<b>t</b> wch	15	_	15	_	15	_	ns
32	Write Hold Time from RAS	twcr	35	_	35	_	35	_	ns
33	WE Pulse Width	twp	15	_	15	_	15	_	ns
34	Write Command to RAS Lead Time	trwL	13	_	15	_	17	_	ns
35	Write Command to CAS Lead Time	tcwL	13	_	15	_	17	_	ns
36	DIN Setup Time	tos	0	_	0	_	0	_	ns
37	DIN Hold Time	<b>t</b> DH	15	_	15	_	15	_	ns
38	Data Hold Time from RAS	<b>t</b> DHR	35	_	35	_	35	_	ns
39	RAS to WE Delay Time 20	<b>t</b> RWD	68	_	80	_	92	_	ns
40	CAS to WE Delay Time 20	tcwd	31	_	35	_	39	_	ns
41	Column Address to WE Delay Time	tawd	43	_	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	_	5	_	ns
43	CAS Set Up Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	tchr	10	_	10	_	12	_	ns
45	WE SetUp Time from RAS	twsR	0	_	0	_	0	_	ns
46	WE Hold Time from RAS	twhr	10	_	10	_	10	_	ns
47	Access Time from OE 9	<b>t</b> oea	_	13	_	15	_	17	ns
48	Output Buffer Turn Off Delay form OE	toez	_	13	_	15	_	17	ns
49	OE to RAS Lead Time for Valid Data	toel	5	_	5	_	7	_	ns
50	OE Hold Time Referenced to WE	tоен	5	_	5	_	5	_	ns
51	OE to Data in Delay Time	toed	13	_	15	_	17	_	ns
52	CAS to Data in Delay Time	tcdd	_	13	_	15	_	17	ns
53	DIN to CAS Delay Time 17	<b>t</b> DZC	0	_	0	_	0	_	ns
54	DIN to OE Delay Time 17	tozo	0	_	0	_	0	_	ns
55	Fast Page Mode RAS Pulse width	<b>t</b> rasp	_	10000	_	10000	_	10000	ns
60	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	35	_	40	_	45	_	ns


### ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter Notes	Symbol	MB8117400A-50		MB8117400A-60		MB8117400A-70		Unit
NO.	Parameter Notes		Min.	Max.	Min.	Max.	Min.	Max.	Oilit
61	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	71	_	80	_	89	_	ns
62	Access Time from $\overline{\text{CAS}}$ Precharge 9, 18	<b>t</b> CPA	_	30	-	35	_	40	ns
63	Fast Page Mode CAS Precharge Time	<b>t</b> CP	10	_	10	_	10	_	ns
64	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	30	_	35	_	40	_	ns
65	Fast Page Mode CAS Precharge to WE Delay Time	tcpwd	48	_	55	_	62	_	ns

#### Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS=  $V_{IL}$ , CAS=  $V_{IH}$  and  $V_{IL}$  > -0.3V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during RAS=  $V_{IL}$  and CAS=  $V_{IH}$ . Icc2 is specified during RAS= $V_{IH}$  and  $V_{IL}$ >-0.3V.
- 3. An initial pause (RAS=CAS=V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume  $t_T = 5$ ns.
- 5. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
- 6. Assumes that tRCD ≤ tRCD (max.), tRAD ≤ tRAD (max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If  $trcd \ge trcd$  (max.),  $trad \ge trad$  (max.), and  $tasc \ge taa tcac t\tau$ , access time is tcac.
- 8. If  $t_{RAD} \ge t_{RAD}$  (max.) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T}$ , access time is  $t_{AA}$ .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trcd (max.) limit ensures that trac (max.) can be met. trcd (max.) is specified as a reference point only; if trcd is greater than the specified trcd (max.) limit, access time is controlled exclusively by trac or trace.
- 12.  $t_{RCD}$  (min.) =  $t_{RAH}$  (min.)+  $2t_{T}$  +  $t_{ASC}$  (min.).
- 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min.).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 19. Assumes that CAS-before-RAS refresh.
- 20. t wcs, tcwb, trwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min.), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If tcwb > tcwb (min.), trwb > trwb (min.), and tawb > tawb (min.), the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be executed by satisfying trwb, tcwb, and trab specifications.





### **■ FUNCTIONAL TRUTH TABLE**


Operation Mode		Clock	Input		Add	Address		Data	Refresh	Note
Operation wode	RAS	CAS	WE	OE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	Г	Valid	Valid	_	Valid	Yes *	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes *	twcs≥ twcs (min.)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х	_	_	_	High-Z	Yes	tcsr≥tcsr (min.)
Hidden Refresh Cycle	H→L	L	Н→Х	L	_	_	_	Valid	Yes	Previous data is kept


X: "H" or "L"


<sup>\*:</sup> It is impossible in Fast Page Mode

























#### DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held Low for the specified setup time (tcsr) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -







#### DESCRIPTION

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{CAS}$ -before- $\overline{RAS}$  refresh circuitry. If, after a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle  $\overline{CAS}$  makes a transition from High to Low while  $\overline{RAS}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>10</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>10</sub> are defined by latching levels on A<sub>0</sub>-A<sub>10</sub> at the second falling edge of  $\overline{\text{CAS}}$ .

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB811	7400A-50	MB811	7400A-60	MB8117	400A-70	Unit
110.	i didilictei	Cymbe.	Min.	Max.	Min.	Max.	Min.	Max.	Oilit
90	Access Time from CAS	<b>t</b> FCAC		45	1	50	_	55	ns
91	Column Address Hold Time	<b>t</b> FCAH	35	1	35	_	35		ns
92	CAS to WE Delay Time	trcwd	63	1	70	_	77		ns
93	CAS Pulse width	trcas	45	1	50	_	55		ns
94	RAS Hold Time	<b>t</b> FRSH	45	_	50	_	55	_	ns

Note. Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.


#### **■ PACKAGE DIMENSIONS**

(Suffix:-PJ)



### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix:-PFTN)



### **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753

Tel: (044) 754-3753 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600

Fax: 336-1600

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

F9607

© FUJITSU LIMITED Printed in Japan